AbsmcI-Due to the hlgh complexity and the hlgb performance of packaged SAW I@ Blters, it is extremely difficult to guarantee comparable performance of them on different printed circuit boards (F'CBs) and in the flnal application environment This paper presents a new approacb of designing physlcd different PCBs such that SAW RF components on them exhibit identical performance. The new approach is based on the concept of using optimized test environments, Le., test enviroamcnts with minimal reflections, minimal cross-talk, and minimal losses, in order to obtain the pure filter characterlrtics. The applicability and advantages of the new approach are exemplified
I. INTRODUCTION
Surface acoustic wave (SAW) radio frequency (RF) filters are key components in the RF sections of mobile communication equipment. Over the past years, the size of the packages has decreased from a typical form factor of 5.8mmx5.8mm to 1.4mmxZ.Omn1, and center frequencies have shifted from 1 GHz to above 2 GHz. At the same time further functionality has been added to the pure filtering function. Examples of such additional functions are impedance transformation or balun functionality to handle balanced signals. Besides. the permanent pressure for quality enhancements in the field of wireless communication has driven manifold step-bystep improvements of the ftlter performance regarding matching, close-in and far-off selectivity, and pass band attenuation.
Driven by these trends, the accmte determination of the electrical characteristics of SAW RF filters has become a critical prerequisite for their efficient design. Up to now it is still a problem that the measurement environment, in particular, the PCB on which the component is soldered for operation, can significantly influence the measured electrical characteristics [l] .
In [l] a new test PCB has been proposed. Its design has been optimized towards minimal reflections, minimal feedthrough or cross-talk, and minimal losses. Thus, the measured data of a SAW ftlter on this PCB is only minimally influenced by the electrical characteristics of the PCB. This is a prerequisite for test PCBs, which are used to check the agreement of the performnnce of a SAW RF filter with its specifications. In the application environment. the electrical properties of the filter differ at least slightly to the measured characteristics on the test PCB. The deviations result from physical differences in the layer stacks and the metdimtion patterns of tbe two PCBs.
In the paper a new design for the landing area on the application PCB will be given, which offers the same optimized electrical properties as the landing area on the previously described test PCB in spite of the different layer stacks. Thus, the performance of the filter in the application is precisely predictable by measurement results obtained on the test PCB.
Sec.ll starts with an example comprising a couple of SAW filter setups that emphasizes the potential impact of PCBs on the electrical fdter characteristics. Sec. Ill shows measures to avoid these effects leading to the proposal of a new landing area for the PCB in the application environment with results being given in Sec. rV. Sec. V s u m " and concludes the paper.
U. CHARACTEREATION OF RELEVANT EFFECTS BY
MEASUREMENT AND SIMULATION Fig. 1 shows the measurements of a SAW RF filter mounted on different test setups. In addition, a simulation of one of these test setups is included, showing excellent agreement with the corresponding measurement of the setup. Therefore, all electrical properties of the simulated component have been taken into account sufficiently.
Consequently. in Sec. III and IV simulation results will be used to prove the given approach. The simulation has heen obtained using techniques according to red-dotted, (3) black-solid) and simulated values (blue-dash-dotted) of the same fdter on the PCB used for measurement (1) . Naturally, parasitic effects inside the dielectric layers and in the signal and ground paths of the PCB, like parasitic coupling, depend on the different PCB designs. The effects innuence the measurement result for the SAW RF filter in the test setups, as shown in Fig. 1 . The plotted data for the three PCBs show several differences. For example, the close-in and far-off selectivity levels change significantly and, also the matching characteristic alters.
Ill. DESIGN OF AN OPTIMIZED QUASI-APPLICATION PCB
h a first step, the effects of the SMA connectors, the transitions from SMA connecton to MSLs, the MSLs, and the landing m a s for the devices under test PUTS) were precisely investigated aiming at an optimal design of the test and application PCBs. The investigations have been done by simulation using commercial EM field simulators. The simulation has been experimentally verified with a suite of well-known, measured test configurations. The elechical properties have been optimized in order to yield a test PCB causing minimal reflections, minimal feed-through or cross-talk, and minimal losses. We then transferred the results to a quasi-application PCB. Doe to the modified layer stack the landing area bad to be redesigned as described below. The specificationS of the layer stacks are listed in Table I . It should be noted that the height of the top dielechic layer of 60 pm is very similar to that of the phone PCBs and, thus, the application environment.
The reduction of the layer height requires several changes in the layout of the landing area. Fintly, in order to achieve a characteristic impedance of the MSLs of 50 Q, the line width has to be reduced from 340 pm to 100 pm.
Fig. 2: Simulation models of the optimized test (a)
and the new quasi-application @) environment with mounted ceramic SAW fdter package.
Secondly, a strong field discontinuity in the signal path is generated by the step in width from the microstrip line to the soldering pad. As a sue reduction of the soldering pad is not possible due to the predetermined solder pad size of the SAW component and the positioning tolerances of the pick and place machines, an attempt has been made to reduce the effect of the discontinuity at the soldering pads by cutting nut the areas in the upper inner ground layer below the soldering pads. Thus, the second inner metal layer is used as the actual ground plane below the soldering pad.
Landing area designs for an optimized test PCB and an optimized quasi-application PCB are given in Figs. 2a and 2h. As an example a well-known ceramic 3 mm x 3 mm package has been chosen.
A cross-section view of the field distribution of the electric field is given in Fig. 3 , showing a uniform field distribution between the MSL and the package within the optimized landing area. In order to avoid ficld fringing and to guarantee optimized properties of the PCB, both sue and position of the cut-out area have to be chosen carefully as indicated below.
The size of the cut-out area has to he realized in a way ensuring that the main part of the electromagnetic field below the soldering pad goes to the second ground layer. Thus, field components towards the edges of the cut-out in the upper ground layer have to be avoided. An undersized cut-out area will lead to almost unchanged field 6inging as without cut-out.
Special focus has to be put on the kont edge of the cutout towards the microstrip. Its position must be chosen close to the soldering pad. Otherwise, an additional MSL with high characteristic impedance, altering the properties of the SAW component, will be unintentionally constructed by cutting away the original ground plane of the microstrip h e . The result is a microstrip line of short length with very high characteristic impedance in the signal path, showing inductive behavior. A plot of the target field distribution in the cut-out area is given in Fig. 4a .
Another important point during optimization is the provision for undisturbed current path. See Fig. 4b. Hereto, a sufficient number of vias has to be positioned in the ground structures on top of the PCB in the vicinity of the MSLs.
It should be noted that during the layout process, general design guidelines, as dven in [l], have to be taken into account. To avoid field propagation by parallel plate modes between the inner ground layers of the PCB, a sufficient number of ground vias has to he implemented. A technique using vias for this purpose is given in 
Iv. RESULTS
For validation purposes, the same filter as already used in Sec.II, has been simulated on both PCB smctnres shown in Fig. 2 again using techniques explained in [2]. In Fig. 5 simulation results of this filter on the previous test PCB and on the new quasi-application PCB are given. The plotted curves indicate excellent agreement of the electrical characteristics with respect to close-in and far-off selectivity and reflection attenuation. Differences resulting &om parasitic effects in the PCBs, as explained in Sec. II (Fig. I) , do not occur in Fig. 5 . Thus, the concept of a landing area design for application PCBs, having the m e optimized electrical characteristics as on an optimized test PCB, has been proven. V. CONCLUSION The paper has proven the new concept of PCBs showing that optimized test PCBs for testing SAW RF components and optimized application PCBs for operating SAW RF components allow to yield the same performance of the components. It has been shown, that this is possible despite tbe fact that the two environments exhibit considerable physical differences regarding their layer stacks, for instance. The most important prerequisites have been the electrical properties of the PCBs, i.e., that the test PCBs show minimal reflections, minimal cross-talk, and minimal losses. In order to prove the concept, a quasi-application PCB representing the final phone PCB has been designed and evaluated. A proposal for the landing area of an application PCB and, thus, for a phone PCB is given and discussed in detail. 635438.
